- 17. Verify the RESET function. Before reset is applied all circuitry affected by it should be in the state opposite to what it will be after reset.
- 18. Check flag or status registers after all instructions to verify that each bit can be set or reset by each op code that should affect it and that some instructions to not affect it.
- 19. Verify that the circuitry that generates the status flags operates properly. For example, to check the zero flag each bit in the accumulator should assume the one state while all others are zero.
- 20. Verify conditional branch logic by attempting jumps, calls, returns, etc. for both the true and false condition of the flags. The flags not under test should be such that, if they are incorrectly selected, the operation is not performed.
- 21. Verify interrupts are acknowledged if they are applied at the appropriate sample time and ignored otherwise. Also verify nesting and priority of interrupts if they exist.
- 22. Verify that the device handles illegal op codes properly i e ignores and fetches next instruction, performs trap, etc if possible. For some devices it is not possible to test illegal op codes because their effect on the device is not known or specified.
- 23. If device has decimal adjust instruction verify that the circuitry that decodes the upper and lower digits operates properly and use all of the constants that are added to the digits. This has to be performed after both add and subtract instructions.
- 24. Verify that all constants generated by the device are used. These include decimal adjust constants, constants used for offsets, etc.
- 25. If the device has a ROM for program memory execute the program or as a minimum verify the contents of the ROM.
- 26. Verify any special features of the instructions. These are determined by reviewing the device data sheet or description of the instructions. Examples are counting and termination of repeated instructions, non acceptance of interrupts during enable interrupt instructions, etc.

In performing the preceding tests it is important to have the results visible; i.e., available on output pins. It does no good to apply a set of conditions to an internal circuit if the outputs that result from these conditions cannot be observed.

During test development it would be advantageous to list the various tests in tables and check them off as they are performed. Since the number of tables required would vary with the device under test, they are not specified here.

It is important to remember that this is a general guideline and that not all areas apply to all devices and some may require expansion to accommodate device differences.

VIII-6

The second

#### APPENDIX A

#### CHECKLIST FOR THE 8048 AND 8035L MICROPROCESSORS

- I. 64 x 8 Resident RAM Array (Working Registers)
  - A. Perform #15 in "Procedure for LSI Testing" (PLT)
- II. Conditional Branch Logic
  - A. Conditional branches must be executed for both a true and false condition. The flags not under test should be such that, if they are incorrectly selected the opposite operation is performed.

#### III. Timer/Event Counter

- A. Verify counting mode from both Tl and ALE ÷ 32 by incrementing counter from both of these.
- B. Verify overflow flag (JUMP on both timer flag and interrupt).
- C. Verify 8 bit counter.
  - Presettable (Write and Read 0-over-0, 0-over-1, 1-over-0, and 1-over-1)
  - 2. Readable (Read above preset patterns)
  - 3. Increment and verify 0, 1, 3, 7, ---255, 256.

#### IV. Timing/Circuits

- A. The ability to switch between input and output mode must be verified. The disable mode, where TO is an input, is checked during the verification of the branch instruction. The enable mode, where TO is the clock output, must be verified by comparing the output voltage levels. The ability to switch between these two modes must also be verified.
- V. Instruction Register and Decoder
  - A. Execute all instruction types (#2 and 13 of PLT)

- VI. Registers and Latches (#10 and 14 of PLT)
  - A. Port 1 and Port 2
  - B. Bus latch
  - C. Accumulator
  - D. Temporary register
  - E. Program status word (PSW)
    - 1. Stack pointer logic

# VII. Program Counter

- A. The ability to read and write a 0-over-0, 0-over-1, 1-over-0, and 1-over-1 in every bit in the program counter register must be verified. The reading and writing operations in the program counter are performed by the CALL (PC- Working register) and the RETURN (Working register PC) instructions respectively.
- B. The verification of the counting circuitry (ripple counter) is accomplished by applying every combination of the data and carry-in to every bit. For example a four bit counter must increment, and verify the results, of the following data:

# VIII. INTERRUPT and Timer Overflow Interrupt Circuitry (#3 of PLT)

A. Ensure that the microprocessor acknowledges interrupts and that the functions of the interrupt are executed correctly. The disable mode should also be verified; that is, the interrupts should be disabled, interrupts applied, and then the microprocessor should be checked to ensure that the interrupt was not acknowledged in any way.

In both modes, the functions affected by the interrupt should be such that acknowledging the interrupt will change the normal operations of the microprocessor.

# IX. Verify Operating Modes

#### A. RESET

All the reset states in the microprocessor must be verified. These include the following functions:

- 1. Sets program counter to zero
- 2. Sets stack pointer to zero
- 3. Selects register bank 0
- 4. Selects memory bank 0
- 5. Sets BUS to high impedance state (except when EA = 5V)
- 6. Sets Ports 1 and 2 to input mode
- 7. Disables interrupts (timer and external)
- 8. Stops timer
- 9. Clears timer flag
- 10. Clears FO and F1
- 11. Disables clock output from TO

In order to verify the reset mode, these functions should not be in their reset states if reset were not acknowledged. In other words, the program counter should not be at its maximum count, stack pointer should not be at zero, selected register and memory banks should not be 0, etc. when the reset is applied for verifying its operation.

# B. Single Step

1. Ensure that in this mode the processor is halted after executing each instruction.

#### C: Power Down

The storage capability of the  $64 \times 8$  RAM must be verified after the power down mode. The RAM contents should contain worst case data for this mode of operation. Worst case is applicable to both supply current and storage capability.

#### D. External Access

 This mode is verified during the initial testing where all the instructions are inputted externally.

# E. Read Internal Program Memory

1. This mode will be verified during the verification of the resident ROM where all the addresses will be read.

#### X. ALU Operation

- A. ADD operation; #7 of PLT
- B. AND, OR, and EXOR; #8 and #11 of PLT
- C. Left and right shifts with and without carry; #9 and #11 of PLT
- D. CLR
  - i. Ensure that all accumulator bits can be cleared, and ensure that other instructions were not executed, such as complement instruction, instead of the clear.
- E. SWAP

Uses a transparent temporary register. Use #14 of PLT for each bit.

F. INCREMENT

Increment and verify execution on the following data: (00, 01, 03, 07, 0F, 1F, 3F, 7F, FE, FF)

G. DECREMENT

Decrement and verify execution on the following data: (00, 01, 02, 04, 08, 10, 20, 40, 80, FF)

H. DECIMAL ADJUST

To verify the operation of this instruction the following conditions should be converted:

Adjustment of least significant digit;

- 1. With AC = 0 the lower 4 bits of accumulator must contain the following digits
  - a) A or B,
  - b) C or D,
  - c) 8 or 9, and
  - d) any number between 2 and 7.
- 2. With AC = 1 the lower 4 bits of accumulator will be 0, 1, or 2

Adjustment of most significant digit after least significant digit has been converted:

- 1. With C = 0 the upper 4 bits of accumulator must contain the following digits
  - a) A or B,
  - b) C or D,
  - c) 8 or 9, and
  - d) any number between 2 and 7.
- With C = 1 the upper 4 bits of accumulator will be 0, 1, 2, or 3.

Independent circuitry is used to implement the decimal adjust for both the most and least significant digits in the 8048 microprocessor. This independence must be verified. This is accomplished by executing the decimal adjust instructions with condition 2 and either condition 1c or 1d for the other digit. This condition should be tested for both digits. The remaining test conditions may be tested in any combination.

There are two conditions which may be advantageous in detecting unique faults. One is the application of conditions la and lb on the lower digit and the value of 9 in the most significant digit prior to executing the decimal adjust instruction. The other is performing a decimal adjust with lb and the value of F in the most significant digit prior to executing the decimal adjust instruction.

I. Transparent Temporary Registers (#10 of PLT as much as possible)

There are two transparent temporary registers used for executing ALU instructions

Data from internal data bus is loaded into TEMP1 and constants into TEMP2. Instructions and constants which utilized TEMP2 are:

Instruction	Constants (loaded into TEMP2)
INCREMENT	01
DECREMENT	01
DECIMAL ADJUST	06 and 60

# XI. Resident ROM (1K x 8)

- A. Read all the memory locations in the resident ROM in the Read Internal Program Memory mode outlined in the "User's Manual"
- B. Execute part of program in resident ROM to verify this mode of operation. Otherwise the EA input is never low during testing.
- C. Execute all testing at maximum frequency to verify maximum frequency of operation in the microprocessor and access time of memory.

# XII. Miscellaneous Verifications

- A. IC Pin Independence
  - 1. #1 in PLT
- B. High Impedance of Bus & Port Lines
  - 1. #4 in PLT
- C. Independence of Each Data Line
  - 1. #5 in PLT

#### APPENDIX B

#### TESTS REQUIRED TO CHECK THE Z80

#### I. Reset function

- A. Verify that reset
  - 1. Forces the program counter to zero
  - 2. Disables the interrupt enable flip-flop
  - 3. Sets the I and R registers to zero
  - 4. Sets interrupt mode 0
  - 5. Places the address and data bus in the high impedance state and all control output signals in the inactive state.

#### II. ALU operation

- A. Verify the following functions
  - 1. Add and subtract
  - 2. Increment and decrement
  - 3. AND, OR, EXOR
  - 4. Compare
  - 5. Left and right shifts and/or rotates
  - 6. Set, reset, and test bits

#### III. Conditional branch logic

A. Execute all jumps for both a true and a false condition. The flags not under test should be such that, if they are incorrectly selected the jump is not performed.

#### IV. Flag Register

- A. Verify the integrity and independence of each bit.
- B. Verify that each bit can be set and/or reset by each op code that should affect it.
- C. Verify the operation of the circuitry that generates each of the flags.
- D. Verify that certain op codes do not affect the flag register.

### V. Interrupt circuitry

- A. Verify that interrupts are acknowledged properly and ignored if they occur outside of an acceptable sample time.
- B. Verify the enable and disable interrupt instructions.
- C. Verify interrupt acknowledge modes 0, 1, and 2.
- D. Verify nesting of interrupts.
- E. Verify priority of BUSRQ, NMI, and INT inputs.

# VI. Registers

- A. Verify the integrity and independence of the bits in all registers.
- B. Verify the exchange operation.

# VII. Control logic

- A. Perform all instructions at least once.
- B. Verify operation of all addressing modes.
- C. Verify special features of op codes
  - 1. Compare match and not match
  - 2. String instructions counts and whether all are necessary
  - 3. Decimal adjust constants added for various results
  - 4. Shift instructions that vacated bit positions are properly filled
  - 5. Any others that exist
- D. Halt mode and methods of exit
- E. Refresh function
  - 1. Generation of refresh address
  - 2. Generation of RFSH signal
- F. Stack pointer operation

# VIII. Miscellaneous

- A. Data path independence not previously checked
- B. IC pin independence (adjacent pins as a minimum)
- C. Tristate capability of outputs at times other than reset

#### APPENDIX C

#### 8086 TEST PROGRAMS

This appendix contains the programs that were developed and used during the characterization of the 8086. The following describes the use of each program:

- 1. LEARN.EDT:86, pages C-2 to C-5, is used to learn the 8086 vectors using an SDK-86 single board computer as the stimulus.
- 2. LEARNP.EDT:86, page C-6, is the control program for using the PRAM start when ready mode.
- 3. CONVER.EDT:86, pages C-7 to C-12, is used to convert the patterns obtained from the learn program into mode 3 patterns for the 8086 functional test.
- 4. HEADER.PAT:86, pages C-13 and C-14, is used to generate the header information for the pattern file.
- 3. 8086.EDT:86, pages C-15 to C-30, is the test program used to characterize the 8086. It uses a GO/NOGO functional test with worst case input timing conditions. The outputs are strobed at the vendor specified delays and pass/fail data is recorded as temperature, Vcc, frequency, duty cycle, and input levels are varied.
- 6. 8086.PIN:86, pages C-31 and C-32, is the 8086 pin assignment program used with the test program.

LEARN. FOT: RA 10 TUNRO V1.0 DISK NAME: ETEC-24 TJW DATE 21-NOV-RO TIME 14:22 PAGE 1 OF 4

1.0200 \*

1.0300 \* TEKTPONIX S=3260 TEST PRIGRAM

1.0400 \*

1.0500 + CTRCUIT TEST ENGINFERING

1.0600 \* GENERAL FLECTRIC ORDHANCE SYSTEMS

1.0700 \* PITTSFTELD, MASSACHUSETTS

1.0800 \*

1.0900 \*

1.1000 + . DUT PART OR DWG. # :8086

1.1100 \* . DUT DESCRIPTION :16 BIT WICK APPRICESSFOR

1,1200 + . DATE :6-MAY-90

1.1300 \* . PROGRAMMER :T.J.WETZEL

1.1400 \*

1.1500 + . THIS PROGRAM IS USED TO LEARN BORG VECTORS USING A

1.1600 \* . INTEL SOK-86 STNGLE BOARD COMPHIER AS THE STIMULUS

1.1700 \*

1.1800 \* . THE PRAM IS USED IN A START-WHEN-READY MODE TO

1.1900 \* . RECOGNIZE THE ADDRESS OF THE FIRST OF CODE ON

1.2000 \* . THE ADDRESS BUS OF THE HORE

1.2010 \* .

1.2100 . PATTERNS ARE STORE USING PATRUT TO LUN 2

1.2200 + . THE VECOUT PROGRAM CONVERTS VECTORS TO A

1.2300 + . HEX CODE AND PRINTS THEM TO THE LINE PRINTER

1.2400 + .

1.2500 \* FOR SUPPORTING DOCUMENTS, CONSULT ETEC AND OTHER

1.2600 \* CABINET FILES UNDER THE FOLLOWING IDENTIFIED TEST

1.2700 \* SPECIFICATION NUMBER AND ADAPTER NUMBERS, AS WELL AS

1.2800 \* LISTINGS OF THE FOLLOWING IDENTIFIED DISK OR MAGNETIC

1.2900 + TAPE FILES.

1.3000 \*

1.3100 +

1.3200 \* . TEST SPECIFICATION :MIL-M-38510/530

1.3300 \* . TEST TYPE/CONDITIONS **ICHARACTERTZATION** 

1.3400 \* . PIN ASSIGNMENT FILE :LEARN

1.3500 \* . PAT FILE :LEARN

1.3600 \* . PRAM DBJECT FILE **!LEARNP** 

1.3700 . RAY FILE ILFARN

1.3900 + . THIS LISTING IS :TEKTEST EDIT

1.3900 + . SOCKET CARD ASSEMBLY # :2224

2.0100 \* \*\*\*\*\*\*\* TABLE OF CONTENTS 5-0500 4

2.030) + 4+4444444444444444444444444444

5.0400

2.0500 \* SECTION TEST

2.0600 +

2.0700 \* HEADER INFORMATION 1

2.0800 \* TABLE CONTENTS

PINLIST 2.0900 ±

2.1000 \* 15 SUBROUTINES AND FUNCTIONS

2.1100 + 5 CONSTANT DEFINITIONS

2.1200 \* ARRAY DECLARATIONS 6

LOAD PRAM 2.1300 + 10

2.1400 \* 11 LEARN ROUTINE

VECTOR STORAGE 2.1500 + 12

```
DISK NAME: ETEC-24 TIM
LEARN. EDT:86 10JUP-80 VI.O
DATE 21-NOV-RO
                 TIME 14:22
                                  PAGE 3 OF
  3.0100 * *********
  3.0200 * PINLIST ASSIGNMENTS
  3.0400
  3.0500 + PINLIST ADI=AD151, AD141, AD131, AD121, AD111, AD101 /
  3.0600 * AD911,AD81,AD71,AD61,AD51,AD41,AD31,AD21,AD11,AD01
          PINETST ADD#A9150.AD140.AD130.AD120.AD110.AD100 /
  3.0700
          AD90, AD80, AD70, AD60, AD50, AD40, AD30, AD20, AD10, AD00
  3_0800
  3,0900
          PINLIST AZA19, A1R, A17, A16
  3,1000
          PINLIST ADREA, ADD
          PINLIST INSECLK, RESET, HOLD, TEST, READY, NMI, INTR, HLDA
  3.1100
          PINLIST DUTS=9HE, RD, WR, MID, DTR, ALF, DEN, INTA, MN
  3.1200
  3.1300
          PINLIST ALLPINS=ADR, INS, OUTS
  3.1400
          PINLIST ALL #ADR, RESET, HOLD, TEST, READY, NMI, TUTR, HLOA, H
          HF /
          RD, WR, MIN, DTR, ALE, DEN, INTA, MN
  3.1500
  SUBROUTINES AND FUNCTION DECLARATIONS
  4.0200 *
  4.0400
  4.0500
          FUNCTION GETBIT(I, V, V, V) : BARRAY
          FUNCTION RCALL(0)
  4.0600
  4.0700
          SUBROUTINE BARRAY(I, V, V, V): RARRAY
  4.0800
          SURROUTINE SREAD (P, V, V, V, V, I, V) : SREAD
  4.0900
  4.1000
          SUBROUTINE PATOUT(N, V, J, V, V): PATIO
  4.1100
          SUBROUTINE RSTART(V), REDADFILE(N, F), RHALT(V, V), STOPPR
          AM()):PRMSUB
  5.1900 + *******************
  5.2000 * DEVICE SPECIFICATION CONSTANTS
  5.3000 * ****************
  5,4000
  5.5000
          TCLCL= (406N9-80NS)
  5.6000
          START=120MS
  5.7000
          SNUZ = MUGNIM
  5,8000
          PATROW=512
  5.9000
          DEHN=5
  6.1000 * ***************
  4 0005.6
          ARRAY DECLARATIONS
  6.3000 + *****************
  6.4000 *
  6.5000
          TARRAY DATA1(1283)
  5.6000
          BARRAY(DATA1,1,36,512)
```

```
LEARN.EDT:86 10JUN80 V1.0
                                    DISK NAME: ETEC=24 TJW
DATE 21-NOV-RO
                  TIME 14:22
                                          4 OF
                                    PAGE
  10.0100 * **********************
                   LOAD PRAM
  4 0050.01
  10.0300 * ****************
  10.0400 *
 10.0500
           RHALT(0,41777)
           RLOADFILE (EDD, LEARN)
 10.0600
           IF(NOT EOD) 19.1
 10,0700
           PRINT"FILE NOT FOUND-LEARN.RAM", CR
 10.0800
  10.0900
           STOP
           CONTINUE
  10.1000
 11.0100 * *
  * 0050.11
                  LEARN ROUTINE
  11.0300 * *****************
  11,0400 *
           CONNECT OUTPUT TO COMPARATOR ON ALL
  11.0500
 11.0600
           HICOMPARE = 2.4V ON ALL
 11.0700
           PHASE 11 = START FOR WINDOW
 11.0800
           PHASE 12 = START FOR WINDOW
 11.0000
           LOCOMPARE = .8V ON ALL
           PHASE 9 = START FOR WINDOW
 11.1000
           PHASE 10 = START FOR WINDOW
 11.1100
           CHMPARE ALL WITH PATTERN
 11.1200
 11.1300
           CYCLE = TCLCL, EXTERNAL SYNC
           WHEN CALL 12.1
 11.1400
  11.1410
           RSTART(#0000)
  11.1500
           MOVE PRAM(0) TO ALL AND SAVE ERRORS
           IF(1<RCALL<6) 11.15,11.17
  11.1600
           PRINT "HALT ENCOUTERED WITH PRAM-PROGRAM ABORTED", CR
  11.1700
  11.1800
           STOP
  12.1000 * *******************
  12.2000 * VECTOR STORAGE
  12.3000 * *****************
  12.4010
  12.5000
           SREAD(ALL,0,0,5,PATROW,DATA1,1)
           PATOUT (ERR, DLUN, DATA1, 1, PATROW)
  12.6000
  12.7000
           IF(ERR) 12.8,12.9
           PRINT "ERROR ENCOUNTERD WITH PATOUT", CR
  12.8000
  12.9000
           CONTINUE
           ACCEPT*IF YOU WANT TO CONTINUE TYPE 1",T,CR
  13.1000
  13.2000
           TF(T) 13.5,13.3
  13.3000
           STOPPRAM
           STOP
  13.4000
  13.5000
           RETURN
```

# DKOJLEARNP, EDT: RG PRAM VOZ. 24 PO-NOV-RO 13:15 PAGE 1 DKOJLEARN, PAT: RG

			1.1000 *	RORG CONTROL PROGRAM USTNG THE START-WHEN-READY MODE
			1.2000 *	
			1.3000	PINLIST ALLPIN = 419,414,417,416, AD150,40140,40130/
			1.4000	AD120, AD110, AD100, AD20, AD20, AD70, AD60, AD50, AD40, AD30,
			1.5000	AD20, AD10, AD00, RESET, HOLO, TEST, PF
			1.6000	RO, WR, MTO, DTR. ALE, DEV. TOTA, MY
	040000	00000	2.1900	DEFAULT IS ADVANCE SHIFT HEGISTER.
0000	000014	000777	3.1000	START: LOAD 511 TO RA, HOLD SP.
0001	100060	Sunno	1.0200 3.2000	LOAD FAIL TO THAP, HOLD SE
			1,0300	0000000000 0000000000 000000000
0005	00220	900000	3.3000	FAIL: CLEAR FRROW, TEST, TRAP ON FPROR, HOLD SR.
			1.0400	0000000001 1100000000 0001000011
			3.4000 +	MATCH FRUND-RECORD VECTORS
0003	040510	120003	3.5000	TEST. DEC PA, IF RA NEZ GOT
			1.9500	<b>anangganan</b>
1104	003000	000000	3.6000	CALL(3), HULD SR.
			1.0600	0000000000 00000000000 3000000000
0005	00000	010005	3.7000	TE MOVE FLAG EGY GOTO A,4. CLO SP.
			1.0700	<u> </u>
9006	000000	100000	3.8000	GOTO START, HILD SR.
	•		1.0800	<u> </u>

ERRORS DETECTED: 0.
PROGRAM LENGTH: 7.
PATTERN WIDTH HAS BEEN TRUNCATED ON LISTING ONLY.

EDT FILE NAME: DKOILFARNP.EDT:RE PAT FILE NAME: DKOILFARN.PAT:RE PIN FILE NAME: DKOILFARN.PTM:RE RAM FILE NAME: DKOILFARN.PAM:RE

```
CONVER. EDT: 46
               SAUGRO VO.3
                                       DIRK NAME: ETEC-24 TJW
                                       PAGE 1 OF
DATE 24-NOV-80
                    TIME OR: 17
          PRINT<QLUN> ERASE
   1,0100
   4 0050.1
   1.0300 #
                          TEKTRONIX 8-3260 TEST PROGRAM
   1.0400 *
   1.0500 *
                             CIRCUIT TEST FAGINEERING
   1.0500 *
                        GENERAL FLECTRIC ORDNANCE SYSTEMS
   1.0700 *
                             PITTSFIELD, MASSACHUSETTS
   1.0800 #
   1.0900 *
   1.1000 + . DUT PART OR DWG. #
                                      :8086
   1.1100 * . DUT DESCRIPTION
                                      :16 BIT MICROPROCESSEDR
   1.1200 * . DATE
                                      16-MAY-80
   1.1300 + . PROGRAMMER
                                      ST.J. WETZEL
   1.1400 *
   1,1500 *
   1.1600 * THIS PROGRAM CONVERTS PATTERNS STORED USING
   1.1700 * THE LEARN PROGRAM INTO MODE 3 PATTERNS FOR
   1.1800 + HSE IN THE HORK FUNCTION TEST.
   1.1900 *
   1.2000 * REFORE USING THIS CONVERSION PROGRAM THE FOLLOWING
   1.2100 * STEPS MUST HE DONE:
                 1. COLUMNS CONTAINING BIDIRECTIONAL DATA MUST
   1.2200 *
   1.2300 *
                    AF DUPLICATED. THIS IS DONE BY FOLLOWING STEPS
   1.2400 *
                             PEDIT
                             TNPUT FILENAME
   1.2500 *
   1.2600 *
                             COLSED 5-20
   1.2700 *
                             WIDTH, 16
   1.2900 +
                             SAVE NEW FILENAME
   1.2900 *
                             FXIT
                  2. THE DUPLICATED COLUMNS MUST HE ADDED TO THE
   1,3000 *
   1.3100 *
                    ORIGINTAL PATTERN.
                             PEDIT
   1.3200 +
                             INPUT FILENAME
   1.3300 *
   1.3400 *
                             4101H,52
```

```
5AUG80 V0.3
CONVER.EDT:46
                                       DISK NAME: ETEC-24 TJV
                    TIME UR:17
                                              2 OF
DATE 24-NOV-80
                                       PAGE
   1.3500 *
                            MERGE NEW FILEMAME, 37-52
                            SAVE FILENAME
   1.3500 *
   1.3700 *
                  3.4881GN LUN 2 TO THE INPUT FILE AND LUN 3
   1.3800 *
                    TO AN OUTPUT FILE AND RUN THIS PROGRAM.
   1.3900 *
   1.4000 *
                  4. HEADER INFORMATION AND PROPER RESET TIMING
                    PATTERM CAN BE EASTLY ADDED USING PAPER TAPE
   1.4100 *
                            RACKUP
   1.4200 *
   1.4300 *
                            DUTPUT DEVICE:PP
   1.4400 *
                            FILE NAME : HEADER . PAT
   1.4500 *
                            PEDIT
                            INPUT FILENAME
   1.4600 *
                            ER48E 1,5
   1.4700 *
   1.4800 *
                            READ, TAPE
                            PESED
   1.4900 *
   1.5000 *
                            SAVE
   1.5100 *
   1.5200 * FOR SUPPORTING DOCUMENTS. CONSULT ETEC AND OTHER
   1.5300 * CARINET FILES UNDER THE FOLLOWING IDENTIFIED TEST
   1.5400 * SPECIFICATION NUMBER AND ADAPTER NUMBERS, AS WELL AS
   1.5500 * LISTINGS OF THE FOLLOWING IDENTIFIED DISK OR MAGNETIC
   1.5600 * TAPE FILES.
   1.5700 *
   1.5800 *
   1.5900 + . TEST SPECIFICATION
                                      :MIL-W-38510/530
   1.6000 + . TEST TYPE/CONDITIONS
                                      :CHARACTERIZATION
   1.6100 + . PIN ASSIGNMENT FILE
                                      :8086
   1.5200 # . PATTERN FTLE(S)
                                      :PAT
   1.6300 + . THIS LISTING IS
                                      :TEKTEST FOIT
   1.6400 * . SOCKET CARD ASSEMBLY # :2024
   2.0100 *
   2.0200 + TABLE OF CUNTENTS
   2.0300 * *******
```

```
CONVER.EDT:86 SAUGHO VO.3
                                  DISK NAME: ETEC-24 TJW
                                  PAGE 3 OF
                 TIME 08:17
DATE 24-NOV-80
  2.0400
                     TEST
  2.0500 * SECTION
  5.0600 *
                    HEADER INFORMATION
  2.0700 *
                    TABLE CONTENTS
  2.0800 +
            5
  * 0090.5
            7
                    PTILIST
                    SUPROUTINES AND FUNCTIONS
  2.1000 *
                    CONSTANT DEFINITIONS
  2.1100 +
            5
  + 0051.S
                    ARRAY DECLARATIONS
            6
                    CONTROL BIT DEFINITIONS
  2.1300 *
                    HEADING PRINT POUTINE
  2.1400 *
  SUBROUTINES AND FUNCTION DECLARATIONS
  4.0200 *
  4.0300 4 444444444444444444444444
  4.0400
  4.0500
          FUNCTION GETBIT(T, V, V, V):BARRAY
          FUNCTION GETROW(I, V, V, V) : MARRAY
  4.0600
          SUBROUTINE SETRIT(V,I,V,V,V): RARRAY
  4_0700
          SUBROUTINE SETROW(V,I,V,V,V): PARRAY
  4.0900
  4.5511
          SUBROUTINE BARRAY(I, V, V, V): BARRAY
  4.1000
          SUBROUTINE SREAD (P, V, V, V, V, T, V) : SREAD
          SURROUTINE PATOUT(N, V, I, V, V):PATIO
  4.1100
  4.1200
          SUBROUTINE PATIN(N, V, T, V, V):PATTO
          SHAROUTINE CRDATE(V), CRTIME(V):TIME
  4.1300
  6.1000 + ******************
  6.2000 * ARRAY DECLARATIONS
  6.3000 + *****************
  6.4000 4
  6.5000 TARRAY DATA(3333)
  6.6000
          HARRAY (DATA, 2, 52, 512)
 14.1000 + ***********
 14.2000 *
             VECTOR RECOVERY
 14.5000 + ***********************
 14.4000 *
          PATINIERR, 2, DATA, 1, 512)
 14.5000
 14.6000
          TF(ERR) 14.7,14.8
          PRINT "FRANK ENCOUNTERED WITH PATINE, CR
 14.7000
 14.8000
          CONTINUE
 15.1000 * ******************
            COMMERT COLUMNS 1-20 TO HIS AND LIS
 15.2000 *
 15.3000 * *********************
 15.4000
          LOOP 15.8 J=1,512
```

15.5010

LODP 15.7 [=1,20

```
CONVER FOT:86
               SAUGHO VO.3
                                    DISK NAME: ETEC-24 TJ-
                  TIME 08:17
DATE 24-NOV-80
                                    PAGE 4 DF
           SFTRIT(1,DATA,1,T,J)
 15,6000
 15.7000
           CONTINUE
 15.8000
           CONTINUE
 16.1000 * *********************
                CONVERT COLUMNS 27-35 TO HIS AND LIS
 14.2000 +
  16.3000 * ************************
 16.4000
           LOOP 16.8 J=1,512
 16.5000
           LOOP 16.7 1=27,35
           SETATICI, OATA, 1, [, J]
 16.6000
 16,7000
           CONTINUE
 16.8000
           CONTINUE
 20.0100 *
 * 0050.05
               MODIFY FORCING DATA
 20.0300 * **********************
 20.0400
           FLAGEO
 20.0500
           LOOP 20.2 J=1,512
 20.0600 + CHECK RD BIT ID DETERMINE DIRECTION OF DATA
 20.0700 *
           IF A READ TO BEING PERFORMED THEN LEAVE
 20.0800 *
           THE DATA ON FOR 3 CYCLES OTHERWISE
 20.0900 * INHIBIT THE DRIVERS
 20.1000
         IF(GETRIT(DATA,2,29,J)) 20.13,20.11
           FLAG=FLAG+1
 50.1100
           S.02 DIED
 50.1500
           TF(FLAG EQ 2) 20.14,20.16
 20.1300
 20.1400
           FLAGEO
 20.1500
           GOTO 20.2
           1,00P 20.19 1=37,52
 20.1500
 20.1700
           SETRIT(1,DATA,1,1,1)
 0081.05
           SETHIT(0,DATA,2,I,J)
 0061-02
           CONTINUE
 50.5000
           CONTINUE
 × 0010.15
 $1.1200 *
             MASK COMPARE DATA WHEN BUS FLOATS
 21.0300 * ******************
           1,00P 21.12 J=1,512
 51.0100
 21.0500 + CHECK WHITE
 21.0400
           S1.15 (((L,08,5,4740))) 21.12
 21.0700 * ALE CHECK
 21.0800
           TF(GETRIT(DATA, 2, 33, J)) 21.12
 21.0900 . CHANGE DATA COMPANE PATTERN TO MASK
 21.1000
          SETRON(O,DATA,1,5,1)
 21.1100
           SET904(0,0474,2,5,J)
 21.1200 CONTINUE
```

```
CONVER. FOT: A6 5411680 VO.3
                                    PISK NAMF: ETEC-24 TJW
                   TIME OR:17
DATE 24-NOV-80
                                    PAGE
                                           5 OF
 22.0100 * *********************
 * 0050.55
             STATUS AND DATA NOT VALID UNTIL
 22.0300 *
              SECOND CLOCK AFTER ADDRESS IN A
 22.0400 *
                     WRITE SEQUENCE
 22.0500 * ******************
 55.0600 *
           LCOP 22.19 J=1,512
 22,0700
 22.0800 * CHECK WR
 55.0900
           IF(GETRIT(DA[A,2,30,J)) 22.19
 22.1000 * CHANGE DATA COMPARE PATTERN TO MASK
           SETROW (0,DATA,1,5,3)
 25.1100
 22.1200
           SETRON (0,DATA,2,5,J)
 22.1300 * CHANGE STATUS COMPARE PATTERN TO MASK
 55.1400
           SETROW (0,DATA,1,1,J)
 22.1500
           SFTROW (0,DATA,2,1,J)
 * 0001.55
          JUMP OVER SECOND VECTOR UNLESS ITS THE LAST ONE
 22.1700
           J=J+1
 22.1800
           JF(J EQ 512) 23.01
 0001.55
           CUNTINHE
 23.0100 * ************
 23.0200 *
                INVERT READY DATA
 23.0300 *
                  (CUFIAN #54)
 23.0400 * *************
 23.0500
           LOOP 23.1 J=1,512
           1F(GETBIT(DATA,2,24,J)) 23.09
 23.0600
 23.0700
           SETRIT(1,DATA,2,24,J)
 23.0800
           GOTO 23.1
           (L, PS, S, ATAG, 0) TIPTES
 23.0900
 23.1000
           CONTINUE
 25.0100 * ***********
 25.0200 *
           ALTER FIRST FIVE ROW TO INCLUDE *
 25.0300 *
               A RESET CYCLE
 25.0400 * **************
 25.0500 +
 25.0600 *
            SET ALL ADDRESS/DATA DUTPUTS LINES
 25.0700 *
              TO MASK (COLHANS #1-20)
 25,0800
           LOOP 25.13 J=1.5
           LOOP 25.12 T=1,20
 25.0900
           SETRIT(0, NATA, 1, 1, 1)
 25.1000
 25.1100
           SETRIT(0,DAT4,2,1,J)
 25.1200
           CONTINUE
 25.1300
           CONTINUE
 25.1400 *
 25.1500 * SET ALL DATA INPHT TO INHIBIT (COLHMAS #37-52)
 25.1600
          LOOP 25.21 J=1.5
```

```
CONVER.EDT: 86
                SAUGRO VO.3
                                      DISK NAME: ETEC=24 TJN
DATE 24-MOV-AO
                   TIME 08:17
                                      PAGE 6 OF
            LOOP 25.2 I=37,52
  25,1700
  25.1800
            SFTHIT(1, DATA, 1, 1, J)
 25.1900
            SETHIT(0,DATA,2,1,J)
 25.2000
            CONTINUE
  25.2100
            CONTINUE
  25.2200 *
 25.2300 *
            SET STATUS OUTPUTS TO MASK (COLUMNS #27-35)
 25.2400
            LOOP 25.29 J=1,5
            LOOP 25.28 I=27,35
 25.2500
  25.2600
            SETBIT(0,DATA,1,1,J)
  25.2700
            (L,I,S,ATAG,O)TIGTES
  25,2800
            CONTINUE
 25.2900
            CONTINUE
 25.3000 *
  25.3100 *
             SET RESET TO ONE ON ROW 1-5
  25,3200 *
               (COLUMN #21)
 25.3300
            LOOP 25.35 J=1.5
 25,3400
            (L.15.S.ATAC.1)TIRTE
 25.3500
            CONTINUE
 25.3600 *
 25.3700 *
            SET VECTOR ADDRESSES TO FFFFO ON VECTORS 6,10,14,18
  25.3800
            LOOP 25.43 I=1,16
  25.3900
            SETRIT(1,DATA,2,1,6)
 25.4000
            SETHIT(1,DATA,2,1,10)
 25.4100
            SETRIT(1,DATA,2,1,14)
  25.4200
            SETRIT(1,DATA,2,I,1A)
 25,4300
            CONTINUE
  40,1000 * *******
  40.2000 *
            VECTOR STORAGE
  40.3000 * *****************
  40,4000
  40.5000
            PATOUT (ERR, 3, DATA, 1, 512)
  40.5000
            TF(ERR) 40.7,40.8
            PRINT "ERROR #", ERR: I1C, " ENCOUNTERED WITH PAIGHT", CR
  40.7000
  40.8000
            CONTINUE
  40,9000
            STOP
```

```
PATTERN FILE HEADER . PAT: 86
DATE
     24-NOV-80
                   TIVE
                        08:1R
                              O
                                         7
                                                   9
 1
   to
                              5
          1234567890 1234567890 1234567890 1234567890 1234567
       47
          *AAAAAAAAA AAAAAAAAAA RHTRNIHBRW MDADIMDDDD DDDDDDDDDDDD
  0.0001
          *1111000000 0000000000 EGEMNLHOR ITLENNIII IIIIIIIII
  0.0002
                                          ORENT 1111 119876543
          *9876000000 0000000000 SLSAITDE
  0,0003
  0.0004
               111111 9876543210 EDTD RA
                                              4 5432 10
  0.0005
               543210
           0000000000 0000000000 1000000000 000001LLLL LLLLLL
  1.0000
  2.0000
           0000000000 0000000000 1000000000 000001LLL LLLLLL
           000000000 0000000000 1000000000 0000011111 LLLLLL
  3.0000
           0000000000 0000000000 1000000000 000001LLLL LLLLLL
  4.0000
           0000000000 0000000000 1000000000 000001LLLL LLLLLL
  5,0000
           0000000000 0000000000 000000000 000001LLL LLLLLL
  5.t000
           0000000000 0000000000 0000000000 000001LLL LLLLLL
  5.2000
  5.3000
           000000000 000000000 000000000 000001LLL LLLLLL
  5.4000
           0000000000 0000000000 0000000000 0000011444 LLL4444
  5.5000
           0000000000 000000000 0000000000 000001LLL LLLLLL
  5.6000
           0000000000 000000000 0000000000 0000011LLL LLLLLL
  5.7000
```

AOA6.EDT:A6 19NOVBO VO.B DISK NAME: ETEC=24 TJM DATE 21=NOV=80 TIME 14:20 PAGE 1 OF 16

1.0100 PRINT<10> ERASE

1.0300 \*

1.0400 \* TEKTRONIX S-3260 TEST PROGRAM

1.0500 \*

1.0600 \* CIRCUIT TEST ENGINEERING

1.0700 \* GENERAL ELECTRIC ORDNANCE SYSTEMS

1.0800 \* PITTSFIELD, MASSACHUSETTS

1.0900 \*

1.1000 \*

1.1100 \* . DUT PART OR DWG. # :8086

1.1200 \* . DUT DESCRIPTION :16 BIT MICROPROCESSEDE

1.1300 \* . DATE :18-JUN-80

1.1400 + . PROGRAMMER :T.J.WETZEL

1.1500 \*

1.1600 \* THIS PROGRAM IS A LIMIT FUNCTION TEST FOR THE 8086UP

1.1610 \* USING WORST CASE INPUT TIMING CONDITIONS PASS/FAIL

1.1620 \* INFORMATION IS RECORDED AS THE FOLLOWING PARAMETERS

1.1630 \* ARE VARIED: TEMPERATURE, VCC, FREQUENCY, DUTY CYCLE, AND

1.1640 \* LOGIC INPUT LEVELS.

1.1700 \*

1.1800 \*

1.1900 \* FOR SUPPORTING DOCUMENTS, CONSULT ETEC AND OTHER

1.2000 \* CABINET FILES UNDER THE FOLLOWING IDENTIFIED TEST

1.2100 \* SPECIFICATION NUMBER AND ADAPTER NUMBERS, AS WELL AS

1.2200 \* LISTINGS OF THE FOLLOWING IDENTIFIED CORE OR MAGNETIC

8086.EDT:86 19NOV80 VO.8 DISK NAME: ETEC+24 TJW D8-VON-15 STAC TIME 14:20 PAGE 2 OF 16 1.2300 \* TAPE FILES. 1.2400 \* 1.2500 \* 1.2600 \* . TEST SPECIFICATION 1MTL-4-38510/530 1.2700 \* . TEST TYPE/CONDITIONS :CHARACTERIZATION 1.2900 \* . PIN ASSIGNMENT FILE 18086 1.2900 \* . PAT FILE **:**8086 1.3000 \* . TST FILE 18086 1.3100 \* . THIS LISTING IS :TEKTEST EDIT 1.3200 \* . SOCKET CARD ASSEMBLY # :2058 1.3300 \* 1.3400 \* \*\*\*\*\*\*\*\*\*\*\*\*\*\*\* PROGRAM STRUCTURE 1.3410 \* 1.43500 \* \* 1.3700 \* TEMPERATURE CONTROL 1.3800 \* ICC MONITOR 1.3900 \* 1.4000 \* VCC CONTROL 1.4100 \* VS5-VERIFICATION t.4200 \* 1.4300 \* DRIVER SETHP COMPARATOR SETUP 1.4400 \* LOAD CARD SETUP 1.4500 \*

C-16

DRIVE LEVEL CONTROL

1.4600 \*

1.4700 \*

9086 EDT:86

19NOV80 VO.4

2.0500 \* SECTION TEST 2.0600 \* HEADER INFORMATION 2.0700 \* TABLE CONTENTS 2.0800 \* 5 2.0900 \* PINLIST 3 2.1000 \* SUBPOUTINES AND FUNCTIONS 2.1100 \* 5 CONSTANT DEFINITIONS 2.1200 \* ARRAY DECLARATIONS TEMPERATURE P.1300 \* 10 ICC MONITOR 2.1400 + 11 2.1500 \* 50 VCC CONTROL 2.1600 \* 21 VCC VERIFACATION DRIVER SETUP 2.1700 \* 55 COMPARATOR SETUP 2.1800 \* 23 LOAD CARD SETUP 2.1900 \* 24 2.2000 \* βŞ DRIVE LEVEL CONTROL 2.2100 \* 30 FREQUENCY CONTROL

```
9086.E0T:86 19NOV80 VO.8
                                    DISK NAME: ETEC-24 TJW
DB-VON-15 STAC
                                          4 NF 15
                  TIME 14:20
                                   PAGE
  * 0055.5
                     DUTY CYCLE CONTROL
            35
  2.2300 *
                     TESTING SETUP
  2.2400 *
            41
                     PHASE CONNECTS
  2.2500 *
            42
                     PHASE TIMING
  2.2400 *
           45
                     TESTING CONTROL
  2.2700 *
           49
                     ERROR ROUTINE
  5.0100 * *****************
  3.0200 * PINLIST ASSIGNMENTS
  3,0400
  3.0500
           PINLIST ADI#AD151, AD141, AD131, AD121, AD111, AD101 /
           A091,4081,4071,4061,4051,4041,4051,4021,4011,4001
  3.0600
  3.0700
           PINLIST ADD=40150, A0140, 40130, A0120, A0110, 40100 /
  3.0800
           AD90, AD80, AD70, AD60, AD50, AD40, AD30, AD20, AD10, AD00
  3.0900
           PINLIST A=419,418,417,416
           PINLIST ADR=4, ADO
  3,1000
  3.1100
           PINLIST INS=RESET, HOLD, TEST, READY, NMI, INTR
           PINLIST OUTS=HLOA, BHE, RD, WR, MID, DTR, ALE, DEN, INTA
  3.1200
           PINLIST ALLPINS=A. 400, INS, OUTS, MN, ADI
  3.1300
           PINLIST DATAISADT, INS, MN, CLK
  3.1400
           PINLIST DATADEADR, DUTS
  3.1500
           PINLIST ALL=ALLPINS, CLK
  3.1600
  4.0200 * SURROUTINES AND FUNCTION DECLARATIONS
  4.0300 * *******************************
  4_0400
  4.0500
           FUNCTION HPWRLS(V):HP6129
  4.0600
           FUNCTION GETSIT(I, V, V, V) : HARRAY
  4.0700
           FUNCTION ATTEMP(0):TP4504
  4.0800
           FUNCTION MV85(V).MV87(V).IV85(0).IV87(0):403
  4.0900
           FUNCTION CURSEC(0):TIME
  4.1000
  4.1100
           SUBROUTINE EVS5(0), EVS7(0):MC3
  4.1200
           SUBROUTINE DVS5(0):MC3
  4.1300
           SUBROUTINE CROATE(V), CRTIME(V):TIME
  4.1400
           SUBROUTINE HPWRRV(V, V, V), HPWRRS(V), HPWRCL(V, V): HP6124
  4.1500
           SUBROUTINE BARRAY(I,V ... V): RAPRAY
  4.1600
           SUBROUTINE SREAD (P.V. . , V, I, V) : SREAD
  4,1700
           SUPROUTINE SETEMP(V), ROTEMP(N): TP4504
  5.0100 * ***************
  5.0200 * DEVICE SPECIFICATION CONSTANTS
  5.0300 * *******************
  5.0400
  5.0500
          VCCN04 = 5.0V
```

```
DISK NAME: ETEC-24 TJW
            1900V80 VO.8
4086.EDT:86
                                      PAGE
                                           5 OF 16
DATE 21-VOV-AD
                   TIME 14:20
            VCCMAX = 5.0V + .05*(5.0V)
   5.0400
            VCCMIN = 5.0V - .05*(5.0V)
  5,0700
            ICCMAX = 340MA
  5.0800
  5,0900
            ILIMIT = 1A
  5.1000 * DIGITAL INPUT LEVELS
  5.1100
            VIHMIN = 2.2V
  5.1200
            VIHMAX = 5.0V
  5,1300
            VILMIN = 0.0V
  5.1400
           VILMAX = 0.6V
  5.1500 + CLOCK INPUT LEVELS
           VCL = 0.5V
  5.1600
  5.1700
            VCH # 3.9V
  5.1900 + VCC CONSTANTS
            VMIN = 4.0V
  5.1900
           VMAX = 6.0
  5.2000
           VINC = 100MV
  5.2100
  5.2200 * FREQUENCY CONSTANTS
           FMIN=1000KHZ
  5.2300
  5.2400
           FMAX=7500KHZ
  5.2500
           FINC=500KHZ
  5.2500 * DUTY CYCLE CONSTANTS (PERCENT OF PERIOD)
  5.2700
           05. = NIMO
           DMAX = .60
  5.2800
  5.2900
           DINC = .05
  5.3000 * TEMPERATURE CONSTANTS
  5.3100
           TMIN=-55
           TMAX=125
  5.3200
  5.3300 * LOGICAL UNIT ASSIGNMENTS
  5.3400
           DLUN=2
  5.3500
           OLUN=10
  5.3600 * TIME OFFSET
  5.3700
           SWEIONS
  5.3800 * LOAD CARD CONSTANTS
  5.3900
           LOADV=2.5V
  5.4000
           LOADI = 1.33MA
  5.4100
           NOUT = 29
  6.1000 * *************
  6.2000 *
                ARRAY DECLARATIONS
  6.3000 * **************
  6.4000
  6.5000
           IARRAY ERR(2000)
           BARRAY (ERR, 2, 29, 516)
  6.6000
  6.7000
  6.8000
           ARRAY TEM(7)
  6.9000
           PRESET TEM(1)= -55,-30,0,25,70,100,125
```

```
8086.EDT:86
           19N0V80 V0.8
                                    DISK NAME: ETEC-24 TJ.
DATE 21-NOV-80
                  TIME 14:20
                                    PAGE 6 OF 16
  9.1000 * LOG SERIAL NUMBER
           ACCEPTMENTER DEVICE SERIAL NUMBER ", SN, CR
  9.2000
  9,3000
           LOGMARKER<1>20
           LOGPARAMETRIC<1, S"SN">SN
  9,4000
           PRINT<OLIN>CR, CR, "SN ", SN, CR
  9.5000
 10.0100 * ***************
 {0.0≥00 *
               TEMPERATURE CONTROL
  10.0300 * ********
 10.0400 LOOP 10.15 T=1,7
 10.0500
         TEMP=TEM(T)
 10.0600 TFLAG=1
 10.0700 PRINT<OLUN>CR,CR, "TEMPERATURE = ",TEMP:10, "DEGREES C"
 10.0800 LOGMARKER<1>30
 10.0900
         LOGPARAMETRIC<1,S"TEMP">TEMP
           SETEMP(TEMP)
 10.1000
 10.1100 * CALL ICC MONITOR
         CALL 11.01
 10.1200
 10.1300 * CALL VCC CONTROL
 10,1400
         CALL 20.01
         CONTINUE
 10.1500
         INITIALIZE
 10.1600
 19.1700
         SETEMP(25)
 10.83.01
           STOP
 11.0101 + **************
 11.0200 *
             TEC MONITOR ROUTINE
 11.0300 + *******************
 11.0400 *
 11.0500 *
            MONITOR ICC MHILE TEMP IS CHANGING TO ENSURE
            MAX POWER DISSIPATION IS NOT EXCEEDED
 11.0600 *
 11.0700
 11.0900
          INITIALIZE
 11.0900
 11.1000
          TCLCL =400NS
 11.1100
         CYCLE=1CLCL
           SETUP TO MEASURE CURRENT ON VCC FROM VS3=VCCMIN AT 34
 11.1200
           OMA
 11.1300
         EMOOL TIAN
         VS3=VCCMAX, ICCMAX
 11.1400
 11.1500 * SETUP DUT CLK
          CONNECT INPUT TO DRIVER ON CLK
 11.1600
           HIDRIVE = VIHMIN ON CLK
 11.1700
           LODRIVE = VILMIN ON CLK
 11.1400
 11.1900
           PHASE 13 =2/3+TCLCL FOR 1/3+TCLCL
 11.2000
          FORCE CLK WITH ONE R.Z.
  11.2100 * PUT DUT INTO PESET STATE
```

```
19NOV80 VO.A
                                      DISK NAME: ETEC=24 TJW
AOR6.EDT:86
                                           7 NF 16
                                      PAGE
DATE 21-NOV-80
                    TIME 14:20
            CONNECT INPUT TO DRIVER ON RESET
  11.2200
            HIDRIVE =VIHMIN ON RESET
  11.2300
            LODRIVE = VILMAX ON RESET
  11.2400
  11.2500
            FORCE RESET WITH ONE
            PUT DUT INTO MIN MODE
  11.2500 *
  11.2700
           CONNECT INPUT TO DRIVER ON MN
  11.2800
            HIDRIVE = VIHMIN ON MN
  11.2900
            LODRIVE = VILMAX ON MN
            FORCE MN WITH ONE
  11.5000
            BURST ON
  11.3100
  11.3200
            ICC=CURRENT
  11.3300
            IF(OMA<ICC<ICCMAX) 11.5,11.35,11.5
  11.3400
  11.3500
            TF(NOT(ATTEMP)) 11.33
  11.3600 *
  11.3700 * TIME OUT 5 MINUTES
  11.3800
            TIMECURSEC
  11.3900
            ICC=CURRENT
  11.4000
            PRINT CR, (CURSEC-TIM), CURRENT
 11, 1100
            IF(OMA<ICC<ICCMAX) 11.5,11.42,11.5
            TF((CURSEC=TIM) LT 300) 11.39
  11,4200
 11.4300 *
           BURST OFF
  11.4400
           UNSET TO MEASURE CURRENT ON VCC FROM VS3
 11.4500
  11.4600
            INITIALIZE
 11.4700
            RETURN
 11.4800 *
 11.4900 * EMERGENCY SHUTDOWN ROUTINE
 11.5000
           SETEMP(25)
 11.5100
           INITIALIZE
 11.5290
           PRINT "TGTGTGTGTGTGTGTGTGTG"
 11.5300
           PRINT CR.CR.CR
 11.5400
           PRINT "ICC EXCEEDED MAX LIMIT DURING TEMP CHANGE", CR,
           CR
 11.5500
           PRINT "TEST ABORTED"
  11.5600
           STOP
  20.0100 * *******************
 >0.0200 *
                      VCC CONTROL
  20.0300 * ****************
  20.0400
           LOUP 20.22 VCC = VMIN, VMAX, VINC
 20.0500
            vccvs5 = vcc
  20.0600
            ICCVS5 = ILIMIT
 20,0700
  20.0800 * CALL VCC VERIFICATION - VS5
           CALL 21.01
  20.0970
           LOGMARKER<1>40
  30.1330
```

```
9086.EDT:86 1990V80 VO.8
                                     DISK NAME: ETEC-24 TJW
DATE 21-NOV-80
                   TIME 14:20
                                     PAGE
                                            8 NF 16
 20.1100
           LOGPARAMETRIC<1,8"VCC">VCC,ICC
 20.1200
           PRINT<OLUM>CR, CR, "VCC = ", VCC, "VOLTS ", TCC, "A4PS"
 20.1300 * CALL DRIVER SETUP ROUTINE
 20.1400
           CALL 55.01
 20.1500 * CALL COMPARATOR SETUP ROUTINE
 20.1600
           CALL 23.1
 26.1700 * CALL LOAD CARD SETUP
 20.1800
           CALL 24.01
 20.1900 * CALL DRIVE LEVEL CONTROL
 50.5000
           CALL 28.01
           DISCONNECT LOADS ON DATAO
 20.2100
           CONTINUE
 50.5500
 20.2300
           RETURN
 21.0100 * *************
 * 0050.15
           VCC VERIFICATION - VS5
 21.0300 * *************
 21.0400
 21.0500
           EVS5
 21.0600
           HPWRRS(1)
 21,0700
           HPWRCL(1, ICCVS5)
           HPWRRY(1,1,VCCV85)
 21.0800
 21.0900
           WAIT 1SEC
 21.1000 * ICC=TVS5
 21,1100
           V1=MV85(VCCV85)
           IF((VCCV85=(VCCV85*.01))<V1<(VCCV85+(VCCV85*.01))) 2!
 21.1200
           .17
 21.1300
           PRINT<OLUN> CR, "FAILED THE ", VCCVS5, "VOLT VEE-VS5 VF"
           IFICATION"
           PRINT<OLUN> CR. "TEST WAS ABORTED"
 21.1400
 21.1510
           DISPLAY 21, FAIL
 21.1600
           STOP
 21.1700
           DISPLAY 21, PASS
 21.1400
           RETURN
 22.0100 * ***************
 ₹ 0050. ★
               DRIVER SETUP
 22.0300 + ***************
 22.0400 *
 22.0500
           CONNECT INPUT TO DRIVER ON DATAI
 55.0600 *
 22.0700
           HIDRIVES VIHMIN ON DATAL
 SS UNUU
           LODRIVE = VILMAX ON DATAI
 22.0900
           INHIBIT DATAL WITH ONE
 25.1000
           CONNECT INPUT TO DRIVER ON CLK
 22.1100
           HIDRIVE = VCH ON CLK
 22.1200
           LODRIVE = VCL ON CLK
```

١

```
DISK NAME: ETEC-24 TJW
           1940780 40.8
BORG. FOT:86
                TIME 14:20
                                    PAGE 9 0F 16
DATE 21-NOV-80
           INHIRIT CLK WITH ONE
 22.1300
 22.1400 *
 22.1500
           RETURN
 23.1000 * *********
              COMPARATOR SETUP ROUTINE
 * 0005.85
 23,3000 +
           *******
 23.4000 *
           CONNECT OUTPUT TO COMPARATOR ON DATAO
 23.5000
           LOCOMPARE = .45V ON DATAD
 23.5000
           HICOMPARE = 2.4V ON DATAO
 23.7000
 23.8000
           RETURN
 24.0100 * *************
 24.0200 *
            LOAD CARD SETUP
 24.0300 + *************
 24.0400
           CONNECT LOADS ON DATAD
 24.0500
           EV87
           VS7=LOADV AT LOADI*NOUT
 54.0600
           WAIT 50MS
 24.0700
 24.0800
           V1=MVS7(LOADV)
 24.0900
           11=1VS7
 24,1000
           IF(I1 GT LOADI*NOUT)24.11,24.14
           PRINT <OLUN> "DEVICE DRAWS MORE THAN", LOADI + NOUT, "A (
 24.1100
           F CURRENT"
 24.1200
           INITIALIZE
 24.1300
           STOP
           TF((LOADV=(LOADV*.01))<V1<(LOADV+(LOADV*.01))) 24.19
 24.1400
 24.1500
           PRINT<OLUN> CR, "FAILED THE ", LOADV, "VOLT (LOAD CARDS)
           -VS7 VERIFICATION"
           PRINT<OLUN> CR, "TEST WAS ABORTED"
 24.1600
 24.1700
           DISPLAY 24, FAIL
 24.1800
           STOP
           DISPLAY 24, PASS
 24.1900
 24.2000
           RETURN
 28.0100 + ********************
 * 0050.85
                    DRIVE LEVEL CONTROL
 28.0400
           HIDRIVE = 2.0V ON DATAI
 28.0500
           LUDRIVE = 0.8V ON DATAL
           LOGMARKER<1>45
 28.0600
           LOGPARAMETRIC<1,8"DR">2.0
 28.0700
           PRINT<OLUM>CR, CR, "DRIVE LEVELS = 2.0V AND 0.8V"
 28.0800
 28.0900 * CALL FREQUENCY CONTROL
 0001.8S
           C4LL 30.01
 28.1100
           HIDRIVE = 2.22V IN DATAI
```

```
DISK NAME: ETEC-24 TJA
           1990440 40.8
8086.ENT:96
                                    PAGE 10 OF 16
                TIME 14:20
DATE SI-MOV-HO
           LOORIVE & 0.6V ON DATAT
 24.1200
 28.1300
           LOGMARKFR41>45
           LOGPAHAMETRIC<1,5"DR">2.22
 28.1400
           PRINT<OLUN>CR, CR, "DRIVE LEVELS = 2.22V AND 0.64"
 28.1500
 28.1600 . CALL FREQUENCY CONTROL
 28.1700
         CALL 30.01
          HIDRIVE # 2.4V ON DATAI
 00K1.PS
          LODRIVE # 0.4V ON DATAI
 28.1990
           LOGMARKER<1>45
  58.5000
           LUGPARAMETRIC<1,5"DR">2.4
 0015.85
           PRINT<OLUN>CR, CR, "DRIVE LEVELS = 2.4V AND 0.4V"
  0055,85
  28.2300 + CALL FREQUENCY CONTROL
           CALL 30.01
  28.2400
           RETURN
  24.25nn
  30.0100 · 大水水水水水水水水水水水水水水水水水水水水水水水水水水水
            FREQUENCY CONTROL
  30.0200 *
  30.0300 * *************
           PRINT OUT HEADING
  30.0400 *
          PRINTKOLUNDOR, "DUTY CYCLE
  30.0500
           LOOP 30.08 DCYCLE=DMIN, DMAX, DINC
  30.0500
          PRINT<OLUND" ", DCYCLE + 100:10C, "%"
  30.0700
  40.0800
          CONTINUE
          PRINT<OLUN>CR
  30.0900
          LOOP 30.18 FREDEFMIN, FMAX, FINC
  30.1000
           PRINT<DLUM>CR, "FREQ=", FREQ, "
  30,1100
          TCLCL=1/FREQ
  30.1200
          LIIGMARKER<1>50
  30.1300
           LOGPAPAMETRIC<1,5"P">FREU
  30.1400
           CYCLE = TCLCL
  30.1500
  30.1600 * CALL OUTY CYCLE CONTROL
           CALL 35.01
  30.1700
           CONTINUE
  30.1900
  30.1900
            RETURN
  35.0100 + +***************
              DUTY CYCLE CONTOL
  35.0200 *
  35.0300 × ********************
  35.04110 *
  35.0500 * DUTY CYCLE IS IN PERCENT OF PERIND
  35.0500 LOOP 35.12 TCHCL=DMIN+TCLCL,DMAX+TCLCL,DINC+TCLCL
  35.0700 + TCHCL = CLK HIGH TIME
  35. 1901 * TOLCH # CL4 LOW TIME
          TOLCH=TOLOL=TOHOL
  35,0900
  35.1000 + CALL TESTING SETUP
            CALL 40.01
  35.1100
  35.1200
            CONTINUE
```

DISK NAME: ETEC-24 TJW PAGE 11 OF 16

40.0100 \* \*\* 40.0500 \* TESTING SETUP 40.0300 + \*\*\*\*\*\*\*\*\*\* 40.0400 \* ERFLG = 0 40.0500 IF(TFLAG EQ 1)40.08,40.1 40,0600 40.0700 + CALL PHASE CONNECTS 40.0800 CALL 41.01 40.0900 \* 49.1000 \* PASS ONE 40.1100 \* CHECK ADDRESS/DATA LINE, BHE, WR 40.1200 \* CALL PHASE TIMING-PASSI 40.1300 CALL 42.07 40.1490 FORCE ADI WITH PATTERNIRZ 40.1500 INHIBIT ADT WITH PATTERN 40.1600 FORCE INS WITH PATTERN 46.1700 FORCE CLK WITH ONE;197 03: -90 FORCE READY WITH ONE FORCE MM WITH PATTERN 40.1900 COMPARE ADR WITH PATTERN 40.2000 MASK ADR WITH PATTERN 40.2100 COMPARE SHE WITH PATTERN 40.2200 MASK HHE WITH PATTERN 40.2300 40.2400 COMPARE WE WITH PATTERN 40.2500 MASK AR WITH PATTERN 00.2500 COMPARE HEDA WITH PATTERN MASK HEDA WITH PATTERN 40.2700 40.2400 \* CALL TESTING CONTROL 40°5600 CALL 45.01 40.3000 \* 40.3160 + PASS TWO 40.320 + + CHECK ALE 40.5300 \* CALL PHASE TIMING-PASSS 40.3499 CVFF 45.5 FORCE ADT WITH PATTERNIAL 40.3500 40.3500 NASTIAL HILM ICA TIRIHLI FORCE THE MITH PATTERY 40.3700 FORCE CLK WITH ONEIRT 40.3490 46. 3900 FURCE READY WITH ONE FORCE MN WITH PATTER'S 40.3000 CHMPARE ALE ATTH PATTERN 40.4100 MASK ALE WITH PATTERN 40,4200 . .. 4500 \* CALL TESTING CONTROL 25.3445 CALL 45.01 1 4595 •

```
8086_FDT:86 19NOV80 VO.4
                                   DISK NAME: ETEC-24 TJW
04:41 31T 08-VOM-15 31AC
                                    PAGE 12 OF 16
 40.4600 * PASS THEFF
 40.4780 * CHECK RD
 40.4800 * CALL PHASE TIMING-PASSS
 40.4900
          CALL 42.37
         FORCE ADJ WITH PATTERNIRZ
 40.5000
 40.5100 INHIBIT ADI WITH PATTERN 40.5200 FURCE INS WITH PATTERN
 40.5306 FORCE CLK WITH ONE:RZ
 40.5400 FORCE READY WITH ONE
 40.5500 FORCE MN WITH PATTERN
 40.5630 COMPARE RO WITH PATTERN
 40.5700 MASK RD WITH PATTERN
 40.5300 + CALL TESTING CONTROL
 40,5900
         CALL 45.01
 30.4000 *
 49,5100 * PASS FOUR
 40.4200 + CHECK DIR, DEN
 40.5300 * CALL PHASE TIMING-PASS4
 40.5100 CALL 42.54
 40.5500 FORCE ADI WITH PATTERNIRZ
 40.5500 INHIRIT ADT WITH PATTERN
 40.4710 FORCE INS WITH PATTERN
 IN . ARU ) FORCE CLK WITH ONE PRZ
 BOLHOOD FORCE READY WITH THE
 40.7000 FORCE MN WITH PATTERN
 40.7100 COMPARE OTR ATTH PATTERN
 40.7200 WASK DIR WITH PATTERN
         CHMPARE DEN MITH PATTERN
 40.7500
         MASK DEN WITH PATTERN
 30.7310
 40.7506 * CALL TESTING CONTROL
 49.7500 CALL 45.01
 an.7700 PRINT<HLHN>NOT(ERFLG):11," "
 40.7800 LOGPARAMETRIC<1,8"0">TCHCL/TCLCL*100,VOT(ERFLG)
 40.7900 RETHEN
 41.0100 * ***************
 41.0200 +
                 PHASE CONNECTS
 41.0100
 at ason . PHASE 1
          CONNECT TO PHASE ON NMI
 41.0500
 41.0700 # PHASE 2
 41.0800
          CONNECT TO PHASE ON INTR
 UI AGON & PHASE 3
 STATES CONNECT TO PHASE ON CLK
 41.1110 + PHASE 4
  11.129) * CHANFOT IN PHASE ON RESET
```

```
DISK NAME: ETEC-24 TJW
A086.F07:86 19NOV80 VO.8
                                    PAGE 13 OF 16
DATE 21-NOV-RO
               TIME 14:20
 41.1300 + PHASE 5
         CONNECT TO PHASE ON READY
 41.1400
 41.1500 * PHASE 6
         CONNECT TO PHASE ON TEST
 41.1600
 41.1700 + PHASE 7
 41 1800 * CONVECT TO PHASE ON HLDA
 41_1900 * PHASE 8
           CONNECT TO PHASE ON HOLD
 41.2000
 41.2100 * PHASE 13 AND 14 (16 DATAI LINES)
           CONNECT TO DATAPHASE ON ADT
 41.2200
 41.2300
           TFLAG=0
 41.2400
           RETHRN
 42.0100 + **************
 42.0200 +
                  PHASE TIMING
 42.0300 + ****************
 42.0400 *
 42.0500 * SN IS THE DEFRET NEEDED TO MAINTAIN DATA HOLD TIME
 42.0500 4
 12.0700 * PASS BUE ENTRY POINT
 42.0800 * CLK
           PHASE 3 = TOLCH+SW FOR TOHOL
 45.0900
 42 1000 + DATAT
           PHASE 13 = TCLCL=30NS=SW FOR 40NS
 42.1100
 42,1200
           PHASE 14 = TOLOL-BONS-SW FOR 40MS
 42.1300 + SETUP THE COMPARE PHASES FOR ADRIDATA LINE, BHE, RD
 42.1400 PHASE 9 =110NS-SW FOR 20NS
 42.1500 PHASE 10 =11048-SW FOR 2008
 42.1699
         PHASE 11 =11045-SW FOR PONS
         PHASE 12 #11049-94 FOR 2048
 42.1799
 42,1400
           RETHRN
 42.1000 +
 42.2000 * PASS TWO ENTRY POINT
 42.2100 + CLK
           PHASE 3 = TOLCH-SW FOR TOHOL
 45.2500
 42.2300 + DATAI
 42.2400
           PHASE 13 = TCLCL-30NS-SW FOR 40NS
 42.2500
           PHASE 14 = TCLCL=30NS=SW FOR 40NS
 42.2600 * SETUP THE CHAPARE PHASES FOR ALE
 42.2700
         IF(ICECH LE MONS+20NS) 42.3,42.28
 42.2800
           XEROVS
 45.2010
           GOTO 42.31
 42.3000
         X=TCLCH-20NS
 42.3160
          PHASE 9 EX-SH FOR 20NS
          PHASE 10 =x-SH FOR 20NS
 42.3200
          PHASE 11 =X=SW FOR 20MS
 42. 4400
           PHASE 12 EX-SA FOR PONS
 42.3400
```

```
8086.E0T:86 19 40 480 VO.8
                                     DISK NAME: ETEC-24 Tim
DATE 21-NOV-AD
               TIME 14:20
                                     PAGE 14 0F 16
 42.3500
           RETURN
 42.3600 *
 42.3700 + PASS THREE ENTRY POINT
 42.3800 * CLK
 42.3900
           PHASE 3 = TOLCH+SW FOR TOHCL
 42.4000 + DATAT
           PHASE 13 = TCLCL=30NS-SW FOR 40NS
 42.4100
 42.4200
           PHASE 14 = TCLCL-30NS-8W FOR 40NS
 42.4300 * SETUP THE COMPARE PHASES FOR PO
 42,4400
           1F(TCLCI LE 165NS+20NS) 42.45.42.47
 42.4500
           X=[CLCL+20VS
 42.3500
           GOTO 42.48
 42.4700
           X=165VS
 45.4890
           PHASE 9 =X-SW FOR 20M8
           PHASE 10 =X-SW FOR ZONS
 42.4900
 42.5000
           PHASE 11 #X+SH FOR 20NS
 42.5100
          PHASE 12 =X-SN FOR 20NS
 42.5200
           RETURN
 42.5300 *
 42.5400 * PASS FOUR ENTRY POINT
 42.5500 * CLK
 42.5500
          PHASE 3 # ONS+SW FOR TCHCL
 42.5700 * DATAT
 42.5300
          PHASE 13 = TCHCL=90NS+SW FOR 130NS
 42.5900
          PHASE 14 = TCHCL=90NS+8W FOR 130NS
 42.4000 * SETUP THE COMPARE PHASES FOR DIR, DEN
 42.5100 IF(TCLCL LE 110NS+20NS) 42.62.42.64
 42.5200
          x=1CLCL-20
 42.5300
         6010 42.65
 42.5400
          X=11048
 42.6590
          PHASE 4 EX+SN FOR 20NS
 42.5600
          PHASE 10 =X+54 FOR 20NS
 42.6700
          PHASE 11 =x+SH FOR PONS
 42.5200
          PHASE 12 =X+SW FOR 20VS
42.6900 * PHASE 9 =0NS FOR 40NS
42.7000 + PHASE 10 =0N3 FOR 40NS
42.71 )0 4 PHASE 11 =0NS FOR 40NS
42.7200 + PHASE 12 =0NS FOR 40MS
12.7300
          RETURN
45.0100 * ***************
45,0200 *
              TESTING CONTROL
45 3330 +
          ********
45,0400 *
15,0500
          LOAD FROM CORE DATAGE(1,511+4) TO ALLPINS WITH FI,CM
45.0500
          MOVE REGISTER ((511+4)) TO ALL WITH FIRM AND SAVE FRE
          ORS
```

```
ROPE OF CHANGE TO AND THE PARCE
                                       DISK NAME: ETEC+24 TIW
TATE DIMMOVMEN
                   114F 14:50
                                       PAGE 15 OF 16
            SHO HTIN TATAC TIRTHINT
  35,0710
  15,0800
            MASK DATAB WITH BNE
  45, 3000
            TF(ERROR) 45.1,45.15
  45,1000
            FRFLG = 1
            SATICH = AND (#000001, GFTFHS (#1775701)
  45.1100
  45.1200
           TF (SMITCH) 45.15
  45.1300 * CALL FRRIR ROUTINE
  45.1400
          CALL 49.01
  45.1500
            RETURN
  19.0100 * ********************
  49.0200 *
                       ERROR ROUTINE
  40.1300 * ****************
  49.0400 *
  119.0500
            SPFA0(DATAD, 1, 29, 5, 511, EPR, 2)
  90.0400
            LOOP 49.39 J=1,511
  49.0700
            PELAGED
  49,0800
            1000 49.38 I= 1,20
  43,0000
            IF (NOT (GETRIF (FRR, 2, 1, J))) 49.38
  Q(Q_{i,j}) = O(1) O(1)
            IF (PFLAG) 49.14
  49.1100
            PRINICHLUN> CR.CR. "**** FAILURE ON VECTOR", J: 130, " .
            **** CR
  49,1200
            PRINT COLUMN PINS "
  49.1300
            PFLAG=1
  49,1400
            TF(1<1<4) 49.17
  49,1500
            IF(5<J<20) 49.19
  49,1600
            GOTO((-20) 49.21,49.23,49.25,49.27,49.29,49.31,49.33,
            49.35,49.37
  49.1790
            PRINT<OLUN>"A",(20-t):toc," "
  43.1800
            GOTO 49.38
  49.1900
            PRINT<OLUM> "AD", (20-1):100, " "
  19.2000
            GOTO 49.38
  10.5100
            PRINT COLUND "HEDA "
  49.2200
            GOTO 39.38
            PRINT < OLIM>" BHE "
  40.2200
  40.2444
            GOTO 49.38
  119.2500
            PRINT<DEHN>"RO "
  49.2640
            6010 49.3R
  19.2700
            PRINTCOLUMS "WR "
  49,2890
            GOTO 49. 19
            " OIV" CHUJOSTATAS
  49.3000
  49.3000
            GOTO 49.38
            PRINTENLINDAULH ..
9 40 31 10 ·
  10. 1200
            GOTO 49.38
  11,4300
            PUTATOLIPISMALE M
  0017.Pr
            GOTO 19. 38
  10 J & S.O. A.
            PRINTSHOPM "
```

BORG.EDT:RG 19NOVRO VO.8 DATE 21-NOV-RO TIME 14:20

DISK NAME: FIEC-24 FUM PAGE 16 OF 15

49.3600 GOTO 49.38
49.3700 PRINT<CLUN>TINTA T
49.3800 CONTINUE
49.3800 CONTINUE
49.4000 PETURN

LINE		SECTOR	PIN	DHT PIN
NIMBER		NUMBER	_	OR COMMENT
		,		
1.0100	*	PIN ASSI	NGNMENTS	FOR 8086 UP
1.0200				
1.0300		1 w 4 I	AD71	bind
2.0000		DAXS	A070	PING
3.0000		3 Y A T	AD6 I	PTN10
		4740	AD60	PTN10
4.0000 5.0000		5 % 4 I	ANST	PIN11
		4 X 4 U	A050	PIN10
5.0000		7441	NMI	PIV17
7.0000		7 7 4 3	10.41	-1417
8.0000	*	0.04.1	AD 4 T	0.744.3
3.1000		1040	AD41	PIN12
10.0000		10 x 40	A040	PIN12
11.0000		11747	4031	PIN13
12.0000		12740	AD 31)	PIN13
13.0000		1344	ISCA	PŢN14
14.0000		1 4 X A ( )	A020	PIN14
15,0000		15441	INTR	PINIA
16.0000	*			
17.0000		17441	ADII	PIN15
18.0000		18×40	AD 1 O	PIN15
10,000		19441	TOGA	PIN16
20.0000		20740	voou	PIN16
21.0000		TANIS	CLK	P]119
55.0000	*			
23.0001				
	*			
25.0000		25×40	DEN	ASVIA
26,0000		26×40	ALF	PTN25
27.0000		27440	TNTA	D1424
	*			
29.0000				
30,0000				
31.0000				
32,0000	-	32741	RESET	PTN21
	*	),, , <del>, ,</del> ,	1000	, , , , ,
	-	34×41	READY	PINZZ
34.0000		-	DTR	P1N27
35.0000		35YAD	M 7 7)	
36,0000		36740		PINZA
37,0000		37×60	WR	PIV29
39,0000		38×60	KU.	PIN32
39,0000		39740	AVI	P1N33
40.0000		40200	AHE	PIN37
41.0000		41 NAT	TEST	PINES
42.0000		42X V U	419	PIN35
43.0000		WEAVU	A 1 9	P11136

44.0000	44740	A17	PTNIZT
45.0000	45+41	AD15T	PINJO
46.0000	46840	40150	PINSO
47.0000	97YAT	TROA	PINA
48,0000	48740	ADAO	PINA
49,0000	49440	HLDA	P1430
50,0000	50×40	416	PINSA
51.0000	SIYAT	4091	PING
52.0000	527A0	4090	PINT
53,0000	53441	40101	PINE
54.4040	54×A0	AD100	PINS
55,0000	SSYAT	AD11T	PTMS
56,0000	56740	40110	PINS
57,0000	574AT	ноцо	PTN31
58.0000	SAXAD	vcc	PIN40
59,0000	SOYAI	15104	PTV4
60.0000	60747	40120	PTN4
61.0000	61W4T	AD131	PINS
62.0000	AZXAN	AD130	PTNI
63,0000	63YAI	AD141	OINS
64,0000	64740	AD140	CNIA

# MISSION of

# Rome Air Development Center

RADC plans and executes research, development, test and selected acquisition programs in support of Command, Control Communications and Intelligence (C³I) activities. Technical and engineering support within areas of technical competence is provided to ESP Program Offices (POs) and other ESD elements. The principal technical mission areas are communications, electromagnetic guidance and control, surveillance of ground and aerospace objects, intelligence data collection and handling, information system technology, ionospheric propagation, solid state sciences, microwave physics and electronic reliability, maintainability and compatibility.

1

